Architecture for an Open Source Network Tester - Université Toulouse 1 Capitole Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Architecture for an Open Source Network Tester

Résumé

To make networks more reliable, enormous resources are poured into all phases of the network-equipment lifecycle. The process starts early in the design phase when simula- tion is used to verify the correctness of a design, and con- tinues through manufacturing and perhaps months of rigor- ously trials. With over 7,000 Internet RFCs and hundreds of IEEE standards, a typical piece of networking equipment undergoes hundreds of conformance tests before being de- ployed. Finally, when deployed in a production network, the equipment is tested regularly. Throughout the process, a relentless battery of tests and measurement help ensure the correct operation of the equipment. Not surprisingly, to support the testing effort, there is a multi-billion dollar industry building and selling network test equipment for all stages of design, development and deployment. It is common for a large network equipment vendor to spend tens of millions of dollars per year on test equipment (from companies such as Ixia, Spirent, Fluke, and Emulex/Endace) to test physical layers, protocols and ap- plications. Researchers and educators would also like to use test equipment to understand current networks and when prototyping new ideas. Unfortunately, commercial test equip- ment is closed, proprietary - making it difficult to try out new ideas - and high prices place it well beyond reach of most university teaching and research laboratories.1 We believe that it is no longer necessary to build network testers upon specialized, proprietary hardware; it is now pos- sible to develop open-source network testers that run at line- rate, particularly at 10Gb/s. The NetFPGA-10G, Xilinx V5TXT and Terasic DE5-Net, are all programmable, open- source hardware platforms that can be programmed to test networks at line-rate. For example, the NetFPGA-10G (de- veloped by the authors) has 4 × 10GbE interfaces, is based on an FPGA, and is available to the research and teaching community for less than $2,000.
Fichier principal
Vignette du fichier
p123-shahbaz.pdf (150.86 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-00908393 , version 1 (22-11-2013)

Identifiants

  • HAL Id : hal-00908393 , version 1

Citer

Muhammad Shahbaz, Gianni Antichi, Yilong Geng, Noa Zilberman, Adam Covington, et al.. Architecture for an Open Source Network Tester. ACM/IEEE Symposium on Architectures for Networking and Communications Systems, Oct 2013, San Jose, United States. 2p. ⟨hal-00908393⟩
338 Consultations
308 Téléchargements

Partager

Gmail Facebook X LinkedIn More